Dual Athlon progress. (fwd)

[Eugene Leitl]

-- Eugen* Leitl
______________________________________________________________
ICBMTO  : N48 10'07'' E011 33'53'' http://www.lrz.de/~ui22204
57F9CFD3: ED90 0433 EB74 E4A9 537F CFF5 86E7 629B 57F9 CFD3

---------- Forwarded message ----------
Date: 15 Jun 2001 07:14:31 -0600
From: Eric W. Biederman <ebiederman at lnxi.com>
To: LinuxBIOS <linuxbios at lanl.gov>
Subject: Dual Athlon progress.


I've been working on reading all of the appropriate values
from SPD on the Dual Athlon board.

I'm almost done.  I have code to set the all of the interesting timing
registers especially CAS latency to their optimal value legal value
with SPD written, and tested.

I currently have 3 more kinds of information to read from SPD but they
are trivial.  After I get some sleep I'll finish them off.

The only interesting thing I have left off is zeroing ECC SDRAM,
and making certain if I have 4GB of ram installed I have some address
space left over for hardware devices.

So I'm just a touch behind of my goal of friday to start committing
but not by much.  Anyway in the next couple of days I'll have the
full ram initialization behind me, and I can fix the rest of the bugs.

Right now I'm going to go to bed and go to sleep though.

Eric