[Beowulf] Nahalem / PCIe I/O write latency?
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Larry Stewart stewart at serissa.comThu Oct 22 08:14:54 PDT 2009
- Previous message: [Beowulf] Any industry-standards that allow automated BIOS modifications and dumping? IPMI cannot do it, can it?
- Next message: [Beowulf] Nahalem / PCIe I/O write latency?
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Does anyone know, or know where to find out, how long it takes to do a store to a device register on a Nahelem system with a PCIexpress device? Also, does write combining work with such a setup? I recall that the QLogic Infinipath uses such features to get good short message performance, but my memory of it is pre- Nahelem. Question 2 - if the device stores to an address on which a core is spinning, how long does it take for the core to return the new value? These questions are to inform my thinking on PCIe device design. -Larry (Apologies if a duplicate with misspellings appears, I sent an earlier version from an off-list email.) -------------- next part -------------- An HTML attachment was scrubbed... URL: http://www.scyld.com/pipermail/beowulf/attachments/20091022/104b3bdf/attachment.html
- Previous message: [Beowulf] Any industry-standards that allow automated BIOS modifications and dumping? IPMI cannot do it, can it?
- Next message: [Beowulf] Nahalem / PCIe I/O write latency?
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list