[Beowulf] How many double precision floating point operations per clock cycle for AMD Barcelona?
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Mikhail Kuzminsky kus at free.netThu Feb 12 07:57:12 PST 2009
- Previous message: [Beowulf] How many double precision floating point operations per clock cycle for AMD Barcelona?
- Next message: [Beowulf] NAMD/CUDA scaling: QDR Infiniband sufficient?
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
In message from Prakashan Korambath <ppk at ats.ucla.edu> (Tue, 10 Feb 2009 08:23:05 -0800): >Could someone confirm the number of double precision floating point >operations (FLOPS) for AMD Barcelona chips? The URL below seems to >indicate 4 FLOPS per cycle. I just want to confirm it. Thanks. 4 FLOPS per core. Mikhail Kuzminskiy, Computer Assistance to Chemical Research Center, Zelinsky Institute of Organic Chemistry RAS, Moscow > > >http://forums.amd.com/devblog/blogpost.cfm?catid=253&threadid=87799 > > >Prakashan >_______________________________________________ >Beowulf mailing list, Beowulf at beowulf.org >To change your subscription (digest mode or unsubscribe) visit >http://www.beowulf.org/mailman/listinfo/beowulf > >-- >This message has been scanned for viruses and >dangerous content by MailScanner, and is >believed to be clean. >
- Previous message: [Beowulf] How many double precision floating point operations per clock cycle for AMD Barcelona?
- Next message: [Beowulf] NAMD/CUDA scaling: QDR Infiniband sufficient?
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
