[Beowulf] Teraflop chip hints at the future
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Greg Lindahl greg.lindahl at qlogic.comTue Feb 13 23:10:42 PST 2007
- Previous message: [Beowulf] Teraflop chip hints at the future
- Next message: [Beowulf] Teraflop chip hints at the future
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
> That article says: > > Although the chip itself is capable of processing over one trillion > floating point operations per second, don't be fooled by the numbers; > these aren't 128-bit FP operations but rather single-precision FP > operations. Yes, but x86 doesn't have 128-bit FP operations -- it does multiple 32-bit or 64-bit ops at once. So at best anandtech is being confused, and at worst they're really confused. I've never seen anyone ever count a group of 32-bit or 64-bit ops as 128-bit ops. And we shouldn't start doing it, either. -- greg
- Previous message: [Beowulf] Teraflop chip hints at the future
- Next message: [Beowulf] Teraflop chip hints at the future
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
