[Beowulf] [rjdyer@vcu.edu: Re: Intel?]
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Mark Hahn hahn at physics.mcmaster.caWed Jun 8 08:21:34 PDT 2005
- Previous message: [Beowulf] [rjdyer@vcu.edu: Re: Intel?]
- Next message: [Beowulf] [rjdyer@vcu.edu: Re: Intel?]
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
> Being one of those 'apparent idiots' that followed Apples advice and > spent literally hundreds of hours in altivec, I'm a bit peeved at the > whole thing. I must essentially redo _everything_. And if so, what is I'm not replying to this on scitech because it's not really helpful for their discussion. what I'm wondering is: has anyone ever honestly compared altivec with mmx/3dnow/sse*? for instance, PPC and modern x86 both have similar 128b SIMD. altivec is probably cleaner and iirc has more visible registers. but are the differences critical? for instance, altivec has 32x128 and x86-64 has "only" 16x128. but how relevant is this? studies of conventional reg-set usage show diminishing returns after about 16 regs. GCC now seems to have reasonably nice support for vector operations, on top of the intrinsics, and even some auto-vectorization. any preliminary reports of experience with gcc 4? thanks, mark hahn.
- Previous message: [Beowulf] [rjdyer@vcu.edu: Re: Intel?]
- Next message: [Beowulf] [rjdyer@vcu.edu: Re: Intel?]
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
