Archives


- Beowulf
- Beowulf Announce
- Scyld-users
- Beowulf on Debian

Hardware Progress: $397 (fwd)

Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.

Search

Christoph Wasshuber wasshub at ti.com
Wed Mar 27 10:42:34 PST 2002


> AMD plans to be
> producing chips with 65nm feature size by 2006,
> which should lead to a 20x reduction in cost.

Who says that 65nm feature size (which means 
in this case gate length) results in 20x cost
reduction.
Given that all processing tools for such a
technology are more expensive and the fact that
we are already today at ~100nm in production
there is hardly a 20x cost reduction possible.
The real are reduction is dependent on minimum
pitch which is a lot larger more like 300nm.

Going to 300mm wafers will reduce overall cost,
but this has nothing to do with minimum feature
size.

I would think a cost reduction by 2-5x maximum
in 2006.

Chris....



More information about the Beowulf mailing list