[Beowulf] Nehalem and Shanghai code performance for our rzf example
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
John Hearns hearnsj at googlemail.comMon Jan 19 09:54:49 PST 2009
- Previous message: [Beowulf] Nehalem and Shanghai code performance for our rzf example
- Next message: [Beowulf] Nehalem and Shanghai code performance for our rzf example
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
2009/1/19 David N. Lombard <dnlombar at ichips.intel.com> > > > More info on Turbo Boot is here > <http://www.intel.com/technology/turboboost/> > Thanks for that. "the processor frequency will dynamically increase by 133 MHz on short and regular intervals until the upper limit is met" Now where can we find those upper limits... BTW, re the discussion on processor frequency scaling, what finally did happen to Emitter Coupled Logic and gallium arsenide? As a cub high energy physicist, I devoted many hours to learning about ECL and Fastbus - it was (still is) the fastest switching technology, therefore the Fastbus standard was based around it. Ditched now I think for VMEbus systems. Sigh. Those big old crates were a reaql sight. I wonder out loud if any exotic semiconductor plus ECL will be revived in the future. -------------- next part -------------- An HTML attachment was scrubbed... URL: http://www.scyld.com/pipermail/beowulf/attachments/20090119/4b056652/attachment.html
- Previous message: [Beowulf] Nehalem and Shanghai code performance for our rzf example
- Next message: [Beowulf] Nehalem and Shanghai code performance for our rzf example
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list
