[Beowulf] Teraflop chip hints at the future
Many of your questions may have already been answered in earlier discussions or in the FAQ. The search results page will indicate current discussions as well as past list serves, articles, and papers.
Joe Landman landman at scalableinformatics.comTue Feb 13 07:36:17 PST 2007
- Previous message: [Beowulf] Teraflop chip hints at the future
- Next message: [Beowulf] Teraflop chip hints at the future
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
Richard Walsh wrote: > model. I think every one should be learning to program in Mitrion-C ... > ;-). Glad the smiley face is there. As soon as you introduce the abstraction layer of the virtual processor, you diminish performance, as you can't cram enough devices onto the gates. > rbw I am not anti-FPGA (contrary actually, all APUs are good APUs if they are providing significant acceleration). -- Joseph Landman, Ph.D Founder and CEO Scalable Informatics LLC, email: landman at scalableinformatics.com web : http://www.scalableinformatics.com phone: +1 734 786 8423 fax : +1 734 786 8452 or +1 866 888 3112 cell : +1 734 612 4615
- Previous message: [Beowulf] Teraflop chip hints at the future
- Next message: [Beowulf] Teraflop chip hints at the future
- Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]
More information about the Beowulf mailing list